Abstract-System functional testing of microprocessors deals with many assembly programs of given behavior. The paper proposes new constraint-based algorithm of initial cache-memory contents generation for given behavior of assembly program (with cache misses and hits). Although algorithm works for any types of cache-memory, the paper describes algorithm in detail for basis types of cache-memory only: fully associative cache and direct mapped cache.
I. INTRODUCTION
System functional testing of microprocessors uses many assembly programs (test programs). Such programs are loaded to the memory, executed, execution process is logged and analyzed. But modern processors testing requires a lot of test programs. Technical way of test program generation was proposed in [1] . This way based on the microprocessor's model. Its first stage is systematic generation abstract test programs (test templates). This abstract form doesn't contain initial state of microprocessor but contain sequence of instructions with arguments (registers) and with test situations (behavior of this instruction; these can be overflow, cache hits, cache misses). The second stage is generation of initial microprocessor state for given test template. This stage is test data generation. Technical way from [1] is useful for aimed testing when aim is expressed by instruction sequence with specific behavior. Initial microprocessor state includes initial values of registers and initial contents of cache-memory. Based on this state the third, final, stage is generation the sequence of instructions to reach initial microprocessor state. These sequence of instructions with test template get ready assembly program. This paper devoted to the second stage, i.e. initial state generation.
Known researches about test data generation problem contain the following methods of its solving: 1) combinatorial methods; 2) ATPG-based methods; 3) constraint-based methods. Combinatorial methods are useful for simple test templates (each variable has explicit directive of its domain, each value in domain is possess) [2] . ATPG-based methods are useful for structural but not functional testing [3] . Constraint-based methods are the most promising methods. Test template is translated to the set of constraints (predicates) with variables which represented test data. Then special solver generates values for variables to satisfy all constraints. This paper contains constraint-based method also. IBM uses constraintbased method in Genesys-Pro [4] . But it works inefficiently on test templates from [1] This template has 3 instructions -ADD, LOAD and SUB. Template begins from variable definitions (it has name of variable and its bit length). Test situation is specified after "@": test situation of the second instruction is "l1Miss, l2Hit": "l1Miss" means cache miss in first-level cache and "l2Hit" means cache hit in second-level cache.
Model instruction set contains only 2 memory operation:
• "LOAD reg, address" loads value from memory by physical address "address" to the register "reg"; • "STORE reg, address" stores value from register "reg" to the memory by physical address "address". Test data generation is generation of initial values of registers and initial contents of cache-memory. This problem has been solved for common microprocessor cache-memory. The following consists of test data generation for 2 basis cachememory organizations: fully associative cache with LRU and direct mapped cache. Common cache includes aspects from both cache-memory organizations. The rest of paper deals with one-level cache-memory although proposed method can be applied to cache memory with more than one level.
III. TEST DATA GENERATION FOR FULLY ASSOCIATIVE CACHE
Fully N-associative cache consists of N cells (N means cache associativity). Each cache cell may store data from any memory cell. All cache cells correspond to the different memory cells. Access to memory starts from access to cache. Search data in cache performs for each cache cells in parallel. Cache hit means existence data in cache. Cache miss means absence of data in cache. In case of cache miss one cache cell must be replaced on data from required address by specific replacement strategy. This paper uses LRU replacement strategy (Least Recently Used). According to LRU the least recently used cache cell will be evicted. At the following phrase "evicted address x" means evicted data by address x. Proposed algorithm based on the following properties of evicted addresses: 1) any evicted address was inserted by instruction from test template with cache miss or was in the initial contents of cache; 2) between replacing and the last access to the same address (cache hit or cache miss) there are accesses to the whole cache without address itself. Proposed algorithm generates constraints on the following variables: Constraint lru(y) is disjunction of constraints corresponded to cases of the last access to the y before its eviction. Each its clause is conjunction of the following constraints (x means the address-variable from the last access to the y): The first constraints describe cache hits and misses as belong to the current state of cache:
Candidates of the last access to the this address are y 0 , γ, β, α. The first and the second candidates aren't suitable because constraint L \ {z 0 } = X is false because of different compared sets capacity. Remainder candidates give the following disjunction:
Consider the first clause with the rest of constraints (variable z 0 isn't needed in solution):
Note that x 0 and u 0 don't take part in constraints. So their values may be arbitrary.
Lets bit length of addresses is 8. So domain of all variableaddresses is from 0 to 255. Satisfying constraints variables can get the following values (these values are not unique): 
Proposed algorithm generates constraints for each instruction by the following way (N means number of regions):
1) "initial constraints" are generated one time for each template :
2) "hits-constraints" are generated for each instruction with cache hit: x ∈ L, where x means address from instruction, L means a current variable-state of cache memory; 3) "miss-constraints" are generated for each instruction with cache miss (x means evicting address, y means evicted address, L means a current variable-state of cache): y ∈ L, x / ∈ L, L = L∪{x}\{y}, R(y) = R(x), L became the current variable-cache state for the next instruction. Constraints for direct mapped cache differ from constraints for fully associative cache by evicted address constraints only.
Consider test data generation for the already known test template. Lets memory divided into 3 regions depended on remainder from division address to 3 (i.e. R(x) = R(y) ⇔ 3|(x − y) ).
LOAD x, y @ Hit STORE u, z @ Miss LOAD z, y @ Hit Define unique names for variables in test template (each new variable shouldn't change its value). LOAD gives new version for its first argument. STORE doesn't generate new version of variables. Define new variable z 0 for evicted address from the second instruction (this variable won't be included to the solution):
